SiC Cascode in 440 VAC – 800 VDC Power Factor Correction

Until recently, the selection for switching devices in 440 VAC applications has been rather limited. The choice was typically between an IGBT or a large, high gate capacitance MOSFET. This power switch selection tended to limit switching frequencies to less than 50 kHz., which then required larger, more expensive inductors to maintain good power factor.

By John Bendel, USCi

Abstract

With the introduction of wide bandgap switching devices, good efficiencies at higher switching frequencies become attainable, while producing more cost effective solutions by lowering the required inductance. This article will explore the design tradeoffs for efficiency and power factor in implementing designs at higher frequencies (>75 kHz). For simplicity, only a single phase will be analyzed.

Power Factor Correction

This article will focus on hard switched PFC's, as shown in their simplified form in Figure 1. The current through the boost inductor is PWM'd to mirror the input Voltage (Figure 2). This process makes the converter appear as a resistive load (PFC=1), and thus reducing line harmonics, which is the goal of this power stage. It is therefore important that when evaluating PFC's, one must always consider Power Factor in the context of efficiency.







Efficiency and Power Factor Correction

The common elements between Power Factor, efficiency and switching frequency are the power switch/boost diode pair and the inductor. An increase in frequency lowers the required inductance, which produces a smaller, cheaper inductor. The tradeoff with this is the obvious drop in efficiency due to the increased number of cycles. The goal is to find the correct tradeoff that generates the optimum power factor and efficiency at the right cost point.

Boost Inductor

Equation 1 is the required boost inductance for continuous current mode (CCM) operation in a power factor correction converter. Figure 3 is the plot of this inductance with respect to switching frequency for a 440VAC input and an output power of 1.65kW. The inductor ripple current is set at 20% of the peak current (Note: There are many resources on the web with respect to PFC design, this paper will primarily rely on TI's UCC3818 datasheet, as it is PWM controller used in the test board).

$$Lboost(fs) := \frac{Vin \cdot \sqrt{2} \cdot D}{dI \cdot fs}$$

From the graph, the inductance can swing from 5.1 mH to 0.86 mH depending on frequency. The inductance value with respect to current required for the application will have a direct relationship to the cost of the inductor.

1)

As an example, using the Magnetics Inc. software, and standardizing on the 55438 MPP core, a 25 kHz design, a 5.6 mH inductor requires 3 cores and 112 turns of 18 AWG, where a 150 kHz design, a 0.56 mH requires a single core 51 turns and there is room to use 14 AWG wire.

Boost Inductance vs. Switching Frequency



Figure 3: Boost Inductor vs. Switching Frequency

From a magnetics perspective it is clear that that moving to higher frequency / lower inductance one can produce a lower cost, more efficient inductor.

3.0 Switching Frequency

The inductance calculations highlight the advantages of increasing switching frequency, but the other side of the equation is that switching losses will be going up with frequency. A PFC test board (Figure 5) based on the UCC3818 current average controller was designed along the same criteria as the previous example: 440 to 480 VAC input, 800 VDC output with an output power of 1.65 kW(~ 5 kW in a three phase system). The initial design will be for a lower switching frequency converter, and then higher frequency will be investigated. Note: 1.65 kW was chosen as it still allows for stepping up 440 VAC from a standard 110 VAC line.



Figure 4: MPP Cores, 55438



Figure 5: UCC3818 PFC Test Board

The Power Switch and Boost Diodes are the UJC1210K Cascode (1.2 kV, 100 mOhm max). The advantage of the UJC1210K is not only its fast switching capability, but that it can also be driven with standard gate drive. Its performance capability allows it to compete economi-

cally against silicon solutions. Note: all test results shown in this paper will use a $V_{\rm GS}$ drive of 0 to 14 Volts.

An USCi Silicon Carbide Diode, UJ2D1205T (1.2 kV, 5 A) with a QC of 14 nC will be the boost diode. Once the R_{G_L} and R_{G_H} are fixed, the only variables in the data will be the switching frequency, and the inductor design. A complete list of components can be found in the appendix. A Mathcad file based on Texas Instruments calculation is available upon request. This by no means a fully optimized design, but it is meant to highlight the relative tradeoffs between inductance and switching frequency with respect to efficiency and power factor.

Optimizing Gate Drive

As the UJC1210K is a cascode device, it is recommended to use the drive configuration shown in Figure 6. This allows control of the turn on and turn off behavior. As silicon carbide is inherently faster than silicon, and it is recommended to start with higher R_g values than silicon. In cascode, the R_{g_L} will typically be higher than the R_{g_H} value. It is recommended to start with an R_{g_H} of 10 Ohms and an Rg_L of 20 Ohms. These values can be swept +/- with selection determined by efficiency and EMI considerations.



Figure 6: Cascode R_{a H} and R_{a L} Configuration

In figure 7, such a process was undergone. A switching frequency of 130 kHz was chosen to accentuate the performance differences. An R_{g_L} at 7.5 Ohm and an R_{g_L} of 15 Ohms were determined to give acceptable results.

In Figure 8, the corresponding waveforms associated with these Rg values are shown. All waveforms appear well controlled with minimal ringing. An R_{g_H} of 7.5 Ohm and an R_{g_L} of 15 Ohms will be used in all measurements with the UJC1210K.

Baseline Efficiency Curve

An Inductor was designed to generate good power factor down to switching frequency of 25 kHz. This curve will be used as a baseline to compare results against future optimizations, especially at higher frequencies. The inductor was wound using three 55438 MPP cores



Figure 7: R_{g_H} and R_{g_L} Selection

www.bodospower.com

with 87 turns of 18 AWG, (3.9mH at the 1.65kW output power), which meets the criteria set in the graph of figure 1.

For measurement purposes, the input power and power factor are measured using a Tektronix PA 1000 Power Analyzer. The output power and 14V Controller/Driver Supply power are measured using Keysight 34465A 6.5 digit multi-meters. The lab power supply and the AC input power are added together for input power when calculating efficiency.



Figure 8: Turn Off, Full Period and Turn On (R_{g_H} =7.5 Ohm, R_{g_L} =15 Ohm)

In figure 9 the UJC1210K efficiency curve is plotted with respect to switching frequency and power factor. As calculated, the power factor is well above 0.990 across all load and switching frequency conditions.

Per the data, the efficiency of the silicon carbide UJC1210K cascode (VGS: 0 to 12 V) from 25 kHz to 150 kHz (98.55% @ 25 kHz / 97.87% @ 150 kHz) has a delta of 0.68%.



Figure 9: Efficiency vs. Switching Frequency

For a reference, this curve is compared against a similarly rated 900V super junction silicon MOSFET. The delta between efficiency across the same frequency spread is 1.19 percent. The efficiency delta grows between the two curves due switching losses as well as gate drive loss. A 6.9 Ohm gate resistor is used with the Silicon MOSFET, as compared to the 7.5 / 15 Ohm combination on the cascode.





Translating the efficiency comparison into actual loss, the cascode "loss delta" by increasing switching frequency from 25kHz to 150 kHz is 11.6 Watts, where the 900V, switching optimized MOSFET dissipates almost twice that amount at 20.3 Watts. By not dissipating the power in the first place, the SiC solution lowers the system thermal budget, and opens up the opportunity for higher switching frequency and lower inductor values.

In figure 10, the frequency is fixed at 103 kHz, and the load is swept

TRIGGER

Type

Source

Slope

Mode

Coupling

from 328 Watts to 1.6 kW. It is noted that power factor with the given inductor begins to significantly roll off at 66% of load. The good news in this is that the peaks of the harmonics will also be dropping with power, so it is still possible to meet the line harmonic regulations with such a curve.

Lowering the Cost

designed for low frequency operation (3.9 mH), and it still delivered reasonable results at 100 kHz and higher, but the goal in going to high frequency operation is to lower system cost with minimal impact to efficiency. A second inductor was designed to be optimized for 100 kHz operation, and only a single core (55438 MPP) is used. This design requires 68 turns of 14 AWG wire, to produce 1 mH inductance at load, which generates an inductor cost that is 30% of the previous example.



Figure 11: Boost Inductor (1 mH, 55438 MPP)

Per figure 11, the efficiency at 100 kHz exceeds 98% with an inductor 1/3 the size of the previous design. The power level is approaching 2 kW, which translates to 6 kW in a 3 phase system.

Conclusion

This design is not the final answer on how high the efficiency can be produced at 100 kHz., but are examples that illustrate that one can take a low frequency design with standard drive (0 to 14V), and by substituting a silicon carbide device (UJC1210K), and by increasing the switching frequency >> 75 kHz, one can reduce the inductor cost down to 30% of a low frequency design and still produce efficiency performance in excess of 98% and power factor \ge 99.0%.

www.unitedsic.com